

FIPS 140-2 Security Policy for HiCOS PKI Native Smart Card Cryptographic Module



Hardware: RS45C
HardMask: Version 2.2
SoftMask: Version 1.2

Chunghwa Telecom Co., Ltd.

March 24th, 2016



| | | |
|----------|--|-----------|
| 1 | Introduction | 4 |
| 1.1 | Security Levels | 4 |
| 1.2 | Acronyms and Abbreviations | 5 |
| 2 | Chunghwa HiCOS PKI Native Smart Card Cryptographic Module | 6 |
| 2.1 | Functional Overview | 6 |
| 2.2 | Cryptographic Module Specification | 6 |
| 2.3 | Operational Environment | 7 |
| 2.4 | Module Ports and Interfaces | 7 |
| 2.4.1 | PHYSICAL PORT DESCRIPTION | 7 |
| 2.4.2 | SPECIFIC FUNCTIONS OF CHIP CONTACTS | 7 |
| 2.4.3 | ICC SUPPLY CURRENT | 8 |
| 2.4.4 | MODULE SECURITY AND KEY ACCESS COMMAND SET | 8 |
| 2.4.5 | MODULE INTERFACE | 8 |
| 2.4.6 | DATA PATH | 8 |
| 2.4.7 | CAD TO MODULE COMMUNICATIONS PROTOCOLS | 9 |
| 2.4.8 | LOGICAL INTERFACE DESCRIPTION | 9 |
| 3 | Roles, Services and Authentication | 9 |
| 3.1 | Roles | 9 |
| 3.1.1 | Cryptographic Officer Role | 10 |
| 3.1.2 | Card Holder | 10 |
| 3.1.3 | Unauthenticated | 10 |
| 3.2 | Module Services | 10 |
| 3.2.1 | Module Services | 10 |
| 3.3 | Authentication | 12 |
| 3.3.1 | Mechanisms: | 13 |
| 3.3.2 | Strength: | 13 |
| 3.3.3 | Strength for multiple attempts: | 13 |
| 4 | FIPS Approved Mode of Operation | 14 |
| 5 | Module Cryptographic Functions | 15 |
| 6 | Cryptographic Key Management | 16 |
| 6.1 | Card Manufacturing Keys | 16 |
| 6.2 | Secure messaging Keys | 17 |
| 6.3 | Authentication Keys | 17 |
| 6.4 | PKI Key Pairs | 17 |
| 6.5 | NIST SP 800-90A DRBG V and C values | 17 |
| 6.6 | Token Holder PIN | 17 |
| 6.7 | Cryptographic Key Generation | 18 |
| 6.8 | Cryptographic Key Entry | 18 |
| 6.9 | Cryptographic Key Storage | 18 |
| 6.10 | Cryptographic Key Destruction | 19 |
| 7 | Self Tests | 19 |
| 7.1 | Power Up Self Tests | 19 |
| 7.2 | Conditional Tests | 20 |
| 7.3 | Error State when Self-Test fail | 20 |
| 7.4 | Other Critical Functions | 20 |
| 7.5 | Bypass capability | 20 |



| | |
|---|-----------|
| 8 Security Rules | 20 |
| 8.1 Operational Security Rules | 20 |
| 8.2 Physical Security Rules | 21 |
| 8.3 Mitigation of Attacks Security Policy | 21 |
| 9 Security Policy Check List Tables..... | 22 |
| 9.1 Roles & Required Authentication..... | 22 |
| 9.2 Strength of Authentication Mechanisms..... | 22 |
| 9.3 Mitigation of Other Attacks | 22 |
| Cryptographic Module References..... | 24 |
| 10 Standard FIPS References | 24 |

1 Introduction

This document is the Security Policy for the Chunghwa Telecom Co., Ltd. HiCOS PKI Native Smart Card Cryptographic Module based on RS45C chip. This module, hereafter called the HiCOS PKI Native Smart Card Cryptographic Module, or simply, the module, is a single chip module that is used to provide user authentication and cryptographic services.

This Security Policy specifies the security rules under which the module must operate to meet the requirements of FIPS 140-2 Level 2. It describes how the module functions to meet the FIPS requirements, and the actions that operators must take to maintain the security of the module.

This Security Policy describes the features and design of the Chunghwa Telecom Co., Ltd. HiCOS PKI Native Smart Card Cryptographic Module cryptographic module using the terminology contained in the FIPS 140-2 specification. *FIPS 140-2, Security Requirements for Cryptographic Modules* specifies the security requirements that will be satisfied by a cryptographic module utilized within a security system protecting sensitive but unclassified information. The NIST Cryptographic Module Validation Program (CMVP) validates cryptographic modules to FIPS 140-2 and other cryptography-based standards. Validated products are accepted by the Federal agencies of both the USA and Canada for the protection of unclassified but sensitive information. Many other governments, private organizations, and financial institutions also recognize FIPS-validated modules.

The FIPS 140-2 standard, and information on the CMVP, can be found at <http://csrc.nist.gov/groups/STM/cmvp/index.html>.

This Security Policy contains only non-proprietary information. All other documentation submitted for FIPS 140-2 conformance testing and validation is deemed proprietary and is releasable only under appropriate non-disclosure agreements.

1.1 Security Levels

The HiCOS PKI Native Smart Card Cryptographic Module meets the overall requirements applicable to Level 2 security of FIPS 140-2. The individual security requirements specific for FIPS 140-2 meet the level specification indicated in the Table 1.

Table 1 - Security Requirements Specific to FIPS 140-2.

| <i>Security Requirements Section</i> | <i>Level</i> |
|---|--------------|
| Cryptographic Module Specification | 2 |
| Cryptographic Module Ports and Interfaces | 3 |
| Roles, Services, and Authentication | 3 |
| Finite State Model | 2 |
| Physical Security | 3 |
| Operational Environment | N/A |
| Cryptographic Key Management | 2 |
| EMI/EMC | 3 |
| Self Tests | 2 |
| Design Assurance | 3 |
| Mitigation of other attacks | 2 |

For the physical testing at Level 3, the module hardness testing was only performed at ambient temperature of 72 °F and no assurance is provided for Level 3 hardness conformance at any other temperature.

1.2 **Acronyms and Abbreviations**

| | |
|-------|---|
| APDU | Application Protocol Data Unit |
| CAD | Card Acceptance Device |
| CBC | Cipher Block Chaining |
| CDF | Children Dedicated File |
| CMVP | Cryptographic Module Validation Program |
| CSP | Critical Security Parameter |
| DES | Data Encryption Standard |
| ECDSA | Elliptic Curve Digital Signature Algorithm |
| EDC | Error Detection Code |
| EF | Elementary File |
| EMC | Electromagnetic Compatibility |
| EMI | Electromagnetic Interference |
| FIPS | Federal Information Processing Standard |
| KAT | Known Answer Test |
| MAC | Message Authentication Code |
| MF | Master File |
| NIST | National Institute of Standards and Technology |
| NVLAP | National Voluntary Laboratory Accreditation Program |
| PDF | Parent Dedicated File |
| PKI | Public Key Infrastructure |
| PUB | Publication |
| RAM | Random Access Memory |
| RNG | Random Number Generator |
| RSA | Rivest Shamir and Adleman Public Key Algorithm |
| SHA | Secure Hash Algorithm |
| SRDI | Security Related Data Item |
| TDES | Triple-DES |
| X.509 | Digital Certificate Standard RFC 2459 |

2 Chungwa HiCOS PKI Native Smart Card Cryptographic Module

2.1 Functional Overview

The HiCOS PKI Native Smart Card Cryptographic Module contains an implementation of native operation environment (limited operational environment), the security policy is based on the file system created. PINs and keys that have been securely loaded at card issuance authenticate the roles of the Crypto Officer and User (Card Holder).

2.2 Cryptographic Module Specification

The HiCOS PKI Native Smart Card Cryptographic Module is a single chip implementation of a cryptographic module. Figure 1 shows a physical view of the module configured into a smart card. Figure 1 shows only the module contact faceplate. The chip is located directly under the faceplate within the outline shown.



Figure 1. Physical View of the Cryptographic Module.

The HiCOS PKI Native Smart Card Cryptographic Module is mounted in an ID-1 class smart card body that adheres to ISO/IEC specifications for Integrated Circuit Chip (ICC) based identification cards. The “cryptographic boundary” for the module with respect to the FIPS 140-2 validation is the “module edge”. The module consists of the chip (ICC), the contact faceplate, and the electronic connectors between the chip and contact pad, all contained within an epoxy substrate. The module is constructed so as to provide the tamper evidence required in the FIPS 140-2 physical Level 3 validation for single-chip implementations.

The hardware base is the Renesas RS45C smartcard IC that is validated under the Common Criteria at EAL5+.

The HiCOS PKI Native Smart Card Cryptographic Module consists of the following elements:

- Renesas RS45C microcomputer. This IC is a standard, production-quality IC.
- System firmware is installed in Read Only Memory (ROM) as part of the chip manufacturing process (known as the Hard Mask) and in Electrically Erasable Programmable Read Only Memory (EEPROM) for system option (known as the Soft Mask). The firmware is then designated: HardMask version 2.2; SoftMask version 1.2. Critical Security Parameters are stored in the EEPROM as part of the module personalization operation.
- The chip is encased in hard opaque epoxy-resin using standard passivation techniques such that any attempt to gain physical access to the components would critically damage the module with a high probability of making the module unusable (the module will not function). The resin material is opaque within the visible spectrum.

2.3 Operational Environment

The HiCOS PKI Native Smart Card Cryptographic Module has a limited operational environment consisting of a native system operating on a Renesas RS45C Smartcard Integrated Circuit chip. The module does not support firmware update as this function is performed at the factory.

2.4 Module Ports and Interfaces

2.4.1 PHYSICAL PORT DESCRIPTION

The HiCOS PKI Native Smart Card Cryptographic Module supports eight contacts that lead to pins on the chip. Only five of these contacts are used. The location of the contacts complies with ISO/IEC 7816-2 standard. Minimum contact surface area is 1.7 mm by 2.0 mm.

Contact dimensions are standard credit card compliant as per ISO/IEC 7816-1 standard:

Table 2. Smart Card Chip Contact Area.

| <i>Dimensions</i> | <i>Value</i> |
|-------------------|--------------|
| Length | 85.5mm |
| Width | 54.0mm |
| Thickness | 0.80mm |

Figure 2 shows the physical layout of the contacts.




Figure 2. Physical Layout of the Contacts.

2.4.2 SPECIFIC FUNCTIONS OF CHIP CONTACTS

Table 3. Functional Specifications of Chip Contacts.

| <i>Contact</i> | <i>Function</i> | <i>FIPS 140-2 Logical Interface</i> |
|----------------|---|--|
| C1 | Vcc supply voltage 2.7 to 3.3V +/-0.5 V or 4.5 to 5.5V +/-0.5 V | Power Port |
| C2 | RST (Reset) | Control Input Port |
| C3 | CLK (Clock) | Control Input Port |
| C4 | Not Connected to the chip | N/A |
| C5 | GND (Ground) | Power Port |
| C6 | Not Connected to the chip | N/A |
| C7 | Serial data input and serial data output. | Data Input Port, Data Output, Control Input Port Status Output Port |
| C8 | Not Connected to the chip | N/A |

Power Port: The power of crypto module is entered from external device (smart card reader)

Control Input Port: When external clock (through C3) is entered into crypto module, the crypto modules works. When a reset signal is entered (through C2), a crypto module cold reset or warm reset is launched.

I/O Port: All APDU commands and response conforming to ISO7816 are input and output through this port(C7).

2.4.3 ICC SUPPLY CURRENT

- Maximum Value: 10mA at 5Mhz
- Typical Value: 3mA at 5Mhz

2.4.4 MODULE SECURITY AND KEY ACCESS COMMAND SET

Module security and key access command set defined by the following specifications:

- Chunghwa Telecom HiCOS PKI Native Smart Card User’s Manual V3.6.
- Chunghwa Telecom HiCOS PKI Native Smart Card Cryptographic Module Operator Guidance v1.0.

2.4.5 MODULE INTERFACE

There are four logical interfaces on module: data input interface, data output interface, control input interface and status output interface. These interfaces share the same physical port (I/O port C7 of chip contact).

Although these four logical interfaces share physical I/O port C7, the information from the different interface categories is kept logically separate by the structure of APDU commands and response APDUs according to ISO/IEC 7816-4 standard.

The crypto module distinguishes different input logical (data input, control input) interface by the class byte (CLA), instruction byte (INS), parameter bytes (P1 and P2) and length byte (LC). The crypto module returns output data and status in response message.

The Command APDU (CAPDU) consists of the class byte (CLA), instruction byte (INS), parameter bytes (P1 and P2), length byte (LC), and data filed if LC > 0. The command direction is from CAD to the module.

CAPDU:

| | | | | | |
|-----|-----|----|----|----|------|
| CLA | INS | P1 | P2 | LC | Data |
|-----|-----|----|----|----|------|

Data Input interface: The Data field in the CAPDU.

Control Input interface: The P1 and P2 field in the CAPDU.

The Response APDU (RAPDU) consists of response data if needed and status bytes (SW1-SW2). The response direction is from the module to CAD.

RAPDU:

| | |
|---------------|---------|
| response data | SW1-SW2 |
|---------------|---------|

Data Output interface: The first N-2 bytes of RAPDU, if N > 2.

Status Output interface: Last two bytes of RAPDU.

The structures of the CAPDU and RAPDU messages are specified in ISO/IEC 7816-4 standard.

All the APDU commands will be process one by one. It is impossible for crypto module to process another APDU command before return RAPDU.

2.4.6 DATA PATH

Input Data Path: For these two input interface (Data Input and Control Input), there are two kind of Input Data Paths, one is clear-text data path and the other is cipher-text data path. For the APDU command that the sensitive data is entered, the sensitive data shall be encrypted according to file security attribute.

Output Data Path: The output data path is the same as the input data path. It may be clear-text or cipher-text data according to file security attribute.

2.4.7 CAD TO MODULE COMMUNICATIONS PROTOCOLS

Card Accepting Device (CAD) to module communication protocols is defined by ISO/IEC 7816-3 & 4. This is based on a standardized, half-duplex character transmission, ISO 7816 protocol. Protocol T=1 is supported.

2.4.8 LOGICAL INTERFACE DESCRIPTION

The I/O port (C7) of the platform (refer to Table 3) provides the following logical interfaces:

- Data In (I/O bidirectional line)
- Data Out (I/O bidirectional line)
- Control In (CLK, RST, and I/O bidirectional line)
- Status Out (I/O bidirectional line)

The APDU command protocol and synchronization timing controls, provided in part by way of the platform CLK clock input, manage the separation of logical interfaces that use the same physical port.

Electrical (physical) contact and data link layer contact is established between the smart card chip and the CAD by the CAD issuing a RESET signal to the smart card chip which then responds with an "Answer To Reset (ATR)". From this point on, the card functions as a "slave" processor to implement and respond to the CAD's "master" commands. The card adheres to a well defined set of state transitions. Within each state, a specific set of commands is accessible.

The details of these commands are defined in the Chunghwa Telecom HiCOS PKI Native Smart Card User's Manual V3.6 and ISO 7816-4.

3 Roles, Services and Authentication

3.1 Roles

The HiCOS PKI Native Smart Card Cryptographic Module uses identity-based access control. Access control rules provide services to operators who identify themselves by demonstrating knowledge of a cryptographic key set, or PIN.

The module defines three distinct roles that are supported by the on-card cryptographic system: the Crypto Officer role, a Card Holder role, and an unauthenticated role.

- Crypto Officer is a role authenticated by demonstrating knowledge of a key set and key ID.
- Card Holder is a User role authenticated by possession of the card and knowledge of the Card Holder PIN.
- The unauthenticated role is assumed by any unauthenticated operator who has access to the host application.

The module ensures the authentication of off-card entities (Cryptographic Officer and Card Holder) and provides them with cryptographic services according to their role. Operators may not change roles without re-authenticating in the new role. All previous authentications are cleared when the module powers down.

The HiCOS PKI Native Smart Card Cryptographic Module does not allow multiple concurrent operators or support a maintenance role.

3.1.1 Cryptographic Officer Role

The Crypto Officer establishes his/her identity to the on-card security controller on the HiCOS PKI Native Smart Card Cryptographic Module through the verification of a Triple-DES key set stored in card. Through mutual authentication (Based on the key ID specified in file attribute) between the Crypto Officer and the card, he/she could process this file (It could be MF, PDF, CDF or EF) by commands defined according to each file attribute (ex. Under MF, CREATE FILE command could be used).

The Key ID is a unique identifier created when a Crypto-Officer generates a Triple-DES or RSA key. The Key ID is stored in the module. The Crypto-Officer must demonstrate knowledge of a key's associated key ID before the module will permit a Crypto-Officer service to be performed using that key.

3.1.2 Card Holder

The card holder is responsible for the physical security of his/her card and confidentiality of their PIN. The User Role operator is authenticated by verification of a PIN. After successful authentication of User, he/she could generate RSA key, read non-security relevant data from file.

3.1.3 Unauthenticated

It is assumed by any unauthenticated operator who has access to the card. The operator can only read non-security relevant card information.

3.2 Module Services

3.2.1 Module Services

Crypto Officer Administrative Services

A crypto officer can make changes on the card using commands that are available after the crypto officer role is authenticated. The crypto officer authenticates to his role by proving knowledge of a crypto officer key set associated with the card and using the key set to establish a secure message.

Roles, Basic Card Services, and Access Controls for Cryptographic Keys and CSPs

Each role has access to specific basic card services. The basic card services, in turn, may use or operate on cryptographic keys or critical security parameters (CSPs). The following table shows the relationship between roles, services and indicates the type of access provided to various cryptographic keys and CSPs.

Table 4. Card Services

| Role | Services | Cryptographic Keys and CSPs accessed | Type(s) of Access |
|----------------|----------------------------|---|--------------------------|
| Crypto-Officer | SELECT FILE | None | Execute |
| | CREATE FILE | None | Write |
| | READ BINARY | None | Read |
| | UPDATE BINARY | None | Write |
| | ERASE BINARY | None | Write |
| | READ RECORD | None / K_{PUBVER} RSA Key | Read |
| | UPDATE RECORD | None | Write |
| | APPEND RECORD | None | Write |
| | READ VALUE | None | Read |
| | ADD VALUE | None | Write |
| | SUBSTRACT VALUE | None | Write |
| | NEW VALUE | None | Write |
| GET CHALLENGE | DRBG Internal State values | Execute | |

| | | | |
|------|---|---|------------|
| | | (V and C) | |
| | EXTERNAL AUTHENTICATE | K_{EXTAUTH} TDES Key | Execute |
| | INTERNAL AUTHENTICATE | K_{INTAUTH} TDES Key | Execute |
| | LOAD KEY | PIN, K_{PUBVER} RSA Key/ K_{PRIVSIGN} RSA Key, K_{ENC} TDES Key and K_{MAC} TDES Key | Write |
| | CHANGE KEY | PIN, Triple-DES Key, K_{PUBVER} RSA Key/ K_{PRIVSIGN} RSA Key, K_{MAC} TDES Key, K_{ENC} TDES Key and K_{UNLOCK} TDES Key | Read/Write |
| | UNLOCK KEY | PIN, K_{UNLOCK} TDES key | Write |
| | GENERATE RSA KEY PAIR | K_{PUBVER} RSA Key/ K_{PRIVSIGN} RSA Key | Write |
| | GENERATE HASH | None | |
| | RSA CRYPTOGRAPHY | K_{PUBVER} RSA Key/ K_{PRIVSIGN} RSA Key | Execute |
| | RSA PKCS1 SIGN | K_{PRIVSIGN} RSA Key | Execute |
| | RSA PKCS1 VERIFY | K_{PUBVER} RSA Key | Execute |
| | GET RSA RESULT | None | Read |
| | LOAD ECDSA DOMAIN PARAMETER | Non | Write |
| | LOAD ECDSA KEY | K_{ECDSA-PRIVSIGN} ECDSA Key / K_{ECDSA-PUBVER} ECDSA Key | Write |
| | CHANGE ECDSA KEY | K_{ECDSA-PRIVSIGN} ECDSA Key / K_{ECDSA-PUBVER} ECDSA Key | Write |
| | GENERATE ECDSA KEY PAIR | K_{ECDSA-PRIVSIGN} ECDSA Key / K_{ECDSA-PUBVER} ECDSA Key | Write |
| | ECDSA SIGN | K_{ECDSA-PRIVSIGN} ECDSA Key | Execute |
| | ECDSA VERIFY | K_{ECDSA-PUBVER} ECDSA Key | Execute |
| | KNOWN ANSWER TEST | None | Execute |
| | GET DATA | None | Read |
| | FREE MEM | None | Read |
| | ERASE ALL | K_{TRAN} , PIN, K_{PUBVER} RSA Key/ K_{PRIVSIGN} RSA Key, K_{ECDSA-PUBVER} / K_{ECDSA- PRIVSIGN} ECDSA Key, K_{ENC} TDES Key, K_{MAC} TDES Key, K_{INTAUTH} TDES Key, K_{EXTAUTH} TDES Key, and K_{UNLOCK} TDES key | Write |
| | GET COS INFO | None | Read |
| | Obtain FIPS Approved mode of operation indicator: SELECT FILE 0x001 followed by READ BINARY | None | Read |
| User | SELECT FILE | None | Read |
| | READ BINARY | None | Read |
| | UPDATE BINARY | None | Write |
| | ERASE BINARY | None | Write |
| | READ RECORD | None / K_{PUBVER} RSA Key | Read |
| | UPDATE RECORD | None | Write |
| | APPEND RECORD | None | Write |
| | READ VALUE | None | Read |

| | | | |
|-----------------|---|---|---------|
| | ADD VALUE | None | Write |
| | SUBSTRACT VALUE | None | Write |
| | VERIFY | PIN | Execute |
| | GET CHALLENGE | DRBG Internal State values (V and C) | Execute |
| | GENERATE HASH | None | Execute |
| | CHANGE KEY | PIN | Write |
| | GENERATE RSA KEY PAIR | K_{PUBVER} RSA Key/ K_{PRIVSIGN} RSA Key | Write |
| | RSA CRYPTOGRAPHY | K_{PUBVER} RSA Key/ K_{PRIVSIGN} RSA Key | Execute |
| | RSA PKCS1 SIGN | K_{PRIVSIGN} RSA Key | Execute |
| | RSA PKCS1 VERIFY | K_{PUBVER} RSA Key | Execute |
| | GET RSA RESULT | None | Read |
| | GENERATE ECDSA KEY PAIR | K_{ECDSA-PRIVSIGN} ECDSA Key / K_{ECDSA-PUBVER} ECDSA Key | Write |
| | ECDSA SIGN | K_{ECDSA-PRIVSIGN} ECDSA Key | Execute |
| | ECDSA VERIFY | K_{ECDSA-PUBVER} ECDSA Key | Execute |
| | KNOWN ANSWER TEST | None | Execute |
| | GET DATA | None | Read |
| | FREE MEM | None | Read |
| | GET COS INFO | None | Read |
| | Obtain FIPS Approved mode of operation indicator: SELECT FILE 0x001 followed by READ BINARY | None | Read |
| Unauthenticated | SELECT FILE | None | Execute |
| | GET CHALLENGE | DRBG Internal State values (V and C) | Execute |
| | GET DATA | None | Read |
| | FREE MEM | None | Read |
| | GET COS INFO | None | Read |
| | GENERATE HASH | None | Read |
| | KNOWN ANSWER TEST | None | Execute |

There is a corresponding command APDU and response APDU for each service, please refer to User's Manual for more information.

3.3 Authentication

HiCOS PKI Native Smart Card Cryptographic Module provides three authentication mechanisms: external authentication, internal authentication and PIN verification. External authentication is used to authenticate Crypto Officer, internal authentication is used to authenticate smart card and PIN verification is used to authenticate the User role.

There may be several Crypto Officer and User roles in each card. Each PDF, CDF and EF may belong to individual Crypto Officer and the key ID for these PDF, CDF and EF may be different. Each EF may belong to individual User and the key under these EFs may be different. The file attribute for MF, PDF, CDF and EF will specify the presence of key or PIN for authentication is required or not, and which key or PIN will be used for authentication.

3.3.1 Mechanisms:

To authenticate a Crypto Officer, he/she should apply SELECT FILE command in order to select the MF, PDF or CDF belong to them. Then Crypto Officer should issue GET CHALLENGE command in order to request an 8-byte random number from card along with the key ID of the External Authentication key which is specified in the MF, PDF or CDF file attribute. The Crypto Officer should then issue the EXTERNAL AUTHENTICATE command to send back the encrypted random number and accomplish the authentication process.

To authenticate a card, a Crypto Officer applies the INTERNAL AUTHENTICATION command which sends a random number and the key ID of the Internal Authentication Key to the card. The card then encrypts the random number using the Internal Authentication Key (using the key ID specified by the request). The card will then return the encrypted string for verification outside of the module.

To authenticate a User, he/she should apply SELECT FILE command to select the EF belong to him/her first. Then the User applies VERIFY command to accomplish the authentication process.

3.3.2 Strength:

The following table provides rough estimates of the strengths of the module's authentication mechanisms.

| Authentication Type | Strength |
|-------------------------|---|
| External Authentication | This mechanism applies Triple-DES 3-key, the probability of randomly guessing the correct sequences is 1 in 2^{168} . |
| Internal Authentication | This mechanism applies Triple-DES 3-key, the probability of randomly guessing the correct sequences is 1 in 2^{168} . |
| PINs | <p>The minimum length of PIN is 8 bytes and the value is not limited to digital number.</p> <p>The maximum length of the PIN is specified by the application when the password is created. The maximum length of the PIN is ultimately limited by the maximum length of the password field, which is 253 bytes.</p> <p>Assuming that the PIN was only integers between 0-9, the probability of randomly guessing the correct sequences is 1 in 10^8.</p> |

3.3.3 Strength for multiple attempts:

External Authentication:

To attempt a brute force attack on the module, an attacker has to send APDU commands in a serial fashion to the module, and wait for the corresponding APDU response to each APDU command. Each APDU command must be responded to before the next APDU command can be sent. An attacker must send a minimum 13 byte APDU to the card, and get a resulting 2-byte response. As there is a single I/O port on the module, each attack is bottlenecked through this port. Each attack, that is, each attempt to authorize with a different Triple-DES key requires 15 bytes of data to be clocked in or out of the card. The maximum data rate for the module is 38,400bps through this single port. Ignoring the processing time required on the module to process the Triple-DES key, we can compute the maximum number of attempts which could occur within a 60 second interval:

- 15 bytes of I/O at 8bits/byte = 120bits/attempt
- 120bits/attempt divided by 38,400bits/second = 0.003125 seconds/attempt
- 60seconds/minute divided by 0.003125 seconds/attempt = 19,200attempts/minute

As the Triple-DES key space is over 2^{168} for 3-key possible values, it follows that 19,200 attempts in a 60 second interval will not significantly traverse the space of possible values. As a result, the module far exceeds the requirement of 1 in 100,000 for multiple attempts in a 60 second interval.

Internal Authentication:

To try a key against the module, an attacker must send a minimum 14 byte APDU to the card, and get a resulting 10-byte response. As there is a single I/O port on the module, each Triple-DES key attempt requires 24 bytes of data to be clocked in or out of the card. The maximum data rate for the module is 38,400bps through this single port. Ignoring the processing time required on the module to process the Triple-DES key, we can compute the maximum number of attempts which could occur within a 60 second interval:

- 24 bytes of I/O at 8bits/byte = 192bits/attempt
- 192bits/attempt divided by 38,400bits/second = 0.005 seconds/attempt
- 60seconds/minute divided by 0.005 seconds/attempt = 12,000attempts/minute

As the Triple-DES key space is over 2^{168} for 3-key possible values, it follows that 12,000 attempts in a 60 second interval will not significantly traverse the space of possible values. As a result, the module far exceeds the requirement of 1 in 100,000 for multiple attempts in a 60 second interval.

PIN Verification:

The minimum length of the User PIN is a string of 8-digit. PINs can contain any visible character from ' (space) to '~' in ASCII characters, there is 95 possible characters for each byte, so it yielding a maximum of 95^8 possible PINs. This far exceeds the 1 in a million test.

To try a PIN against the module, the attacker must send a 13byte APDU to the card, and get a resulting 2-byte response. As there is a single I/O port on the module, this means that each PIN attempt requires 15 bytes of data to be clocked in or out of the card. The maximum data rate for the module is 38,400bps through this single port. If we ignore the processing time required on the module to check the PIN, we can compute the maximum number of PIN attempts which could occur within a 60 second interval:

- 15 bytes of I/O at 8bits/byte = 120 bits/attempt
- 120 bits/attempt divided by 38,400bits/second = 0.003125 seconds/attempt
- 60seconds/minute divided by 0.003125 seconds/attempt = 19,200 attempts/minute

As the minimum length PIN results in 95^8 possible values, it follows that 19,200 attempts in a 60 second interval will not significantly traverse the space of possible PIN values. As a result, the module far exceeds the requirement of 1 in 100,000 for multiple attempts in a 60 second interval.

Moreover, an 8-bit counter internal security attribute in each PIN file further limits the number of failed PIN attempts an attacker could perform by blocking the card if the counter limit (3 attempts per PIN) is exceeded.

4 FIPS Approved Mode of Operation

The module only supports FIPS Approved mode of operation.

The module is shipped in a manufactured state, which is a partially initialized state. During the initialization ("personalization") process of the module, the Crypto-Officer executes the required steps (please see below) to put the module in FIPS Approved mode, which is the only operational mode of the module.

The following procedures have to be performed to put the module in the FIPS mode of operation:

1. Pre-Personalization the HiCOS PKI Native Smart Card Cryptographic Module by:
 - a. initialize the card;
 - b. load the transport key (Triple-DES) and perform the GET CHALLENGE and EXTERNAL AUTHENTICATE commands. If the key is authenticated, the card is fully initialized;
2. Issue CREATE FILE command to create the basic file system(MF, Serial Number EF and DES Key EF)
3. Issue LOAD KEY command to load default Triple-DES keys.
4. Issue CREATE FILE command to create the other necessary files on the module, configure the file system When access security sensitive data or keys, secure messaging must be turned on.

The Crypto-Officer and the User roles can execute the following two commands to obtain the FIPS Approved mode of operation indicator. This is accomplished by querying the status of a special Elementary File (EF) with file ID 0x001, named Serial Number:

SELECT FILE 0x001

READ BINARY

If the module has been initialized / personalized, the READ BINARY command will display a unique non-zero value, which means the module is in FIPS Approved mode.

5 Module Cryptographic Functions

The purpose of the HiCOS PKI Native Smart Card Cryptographic Module is to provide a FIPS validated module for card that may in turn provide cryptographic services to end-user. Cryptographic keys and CSPs (PINs) represent the roles involved in controlling the card. A variety of FIPS 140-2 validated algorithms are used in the HiCOS PKI Native Smart Card Cryptographic Module to provide cryptographic services; these include:

- Triple-DES for internal/external authentication, PIN verification, key wrapping and unwrapping, data encryption and message authentication code within the secure channel.
- RSA Key Pair Generation
- RSA PKCS #1 Signature Generation and Verification
- ECDSA Key Pair Generation
- ECDSA Signature Generation and Verification
- SHA-1, SHA-256, SHA-384 and SHA-512 Hashing.
- DRBG used for asymmetric cryptographic key generation and random number generation.

Details of cryptographic functions are shown in this table:

Table 5. Module Cryptographic Functions.

| Type | Algorithm | Key Size (bits) | Security Strength | FIPS Approved | Certificate |
|---|-----------------|-----------------|-------------------|------------------|-------------|
| RSA Key Pair Generation | RSA | 2048 | 112 | Yes (FIPS 186-4) | #1846 |
| RSA Signature Generation and Verification | RSA PKCS#1 v1.5 | 2048 | 112 | Yes (FIPS 186-4) | #1846 |

| | | | | | |
|--|---|-------------------|-------------------|--|---------------------|
| ECDSA Key Pair Generation | ECDSA | 224 256 384 | 112 128 192 | Yes (FIPS 186-4) | #731 |
| ECDSA Signature Generation and Verification | ECDSA | 224 256 384 | 112 128 192 | Yes (FIPS 186-4) | #731 |
| ECDSA SigGen Component Validation List (CVL) | ECDSA (Signature Generation of hash sized messages) | 224 256 384 | 112 128 192 | Yes (FIPS 186-4) | #614 |
| Symmetric Key | Triple-DES 3-key (ECB, CBC) | 192 | 112 | Yes (NIST SP 800-67) | #1999 |
| Key Wrapping | Triple DEA Key Wrap | 192 | 112 | Yes (NIST SP 800-38F) | #1999 |
| CMAC | Triple-DES MAC (Generation/Verification) | 192 | 112 | Yes (NIST SP 800-38B) | #1999 |
| Digest | SHA-1 | | 80 | Yes (FIPS 180-4) | #2953 |
| | SHA-256 | | 128 | | |
| | SHA-384 | | 192 | | |
| | SHA-512 | | 256 | | |
| RNG | DRBG (NIST SP 800-90 Hash_DRBG) | | 128 | Yes (NIST SP 800-90A) | #927 |
| | NDRNG (HARDWARE RNG) | | | No, only utilized to seed the module's Approved DRBG | ISO/IEC 15408 EAL5+ |

Note:

1. *SHA-1 is used for general hash functions and as part of the NIST SP 800-90A Hash_DRBG and HMAC algorithms. The module does not support SHA-1 for Signature Generation operations with ECDSA or RSA. For additional information on the transition rules for SHA-1 please refer to NIST Special Publication 800-131A and Section 5.6.2 of SP 800-57.*
2. *Triple-DES (#1999, key wrapping; key establishment methodology provides 112 bits of encryption strength);*
3. *RSA (key wrapping; key establishment methodology provides 112 bits of encryption strength).*

6 Cryptographic Key Management

The module contains a variety of keys and CSPs and does not input or output plaintext cryptographic key components, plaintext authentication data, or other unprotected CSPs.

6.1 Card Manufacturing Keys

Transport Key, K_{TRAN} Triple-DES key used only for the Card Manufacturing and ERASE ALL command (The module zeroizes) by card vendor's (Chunghwa Telecom Co., Ltd). Transport Key is owned by the card vendor (Chunghwa Telecom Co., Ltd). When the locked card can't be unlocked or the card might be reused by another application, all the data, keys and values in the card must erase before it can be reused.

6.2 Secure messaging Keys

All secret, private keys and PINs that enter the module are wrapped using Triple-DES Key Wrap.

- Command/Response Encryption Key, K_{ENC} Triple-DES key used for data encryption/ decryption in CBC mode (to protect confidentiality of command data and response data when using secure messaging)
- Command/Response MAC Key, K_{MAC} Triple-DES key for data authentication (to protect data authenticity of command data and response data when using secure messaging)

6.3 Authentication Keys

- External Authentication Key, $K_{EXTAUTH}$ Triple-DES key used to authenticate the host using specific keys.
- Internal Authentication Key, $K_{INTAUTH}$ Triple-DES key used to authenticate cryptographic module to host system
- Unlock Key Triple-DES key, K_{UNLOCK} is treated as a kind of External Authentication Key used to Unlock the locked DES key or PIN

6.4 PKI Key Pairs

RSA public and private keys can be generated on the card using the GENERATE RSA KEY PAIR command. Alternatively the RSA key pairs may be loaded onto the card using the LOAD KEY command and be changed using the CHANGE KEY command.

RSA PKI Key pair

- RSA Public Verify Key, K_{PUBVER} , used for RSA signature verification operations.
- RSA Private Sign Key, $K_{PRIVSIGN}$, used for RSA signature generation operations.

ECDSA public and private keys can be generated on the card using the GENERATE ECDSA KEY PAIR command. Alternatively the ECDSA key pairs may be loaded onto the card using the LOAD ECDSA KEY command and be changed using the CHANGE ECDSA KEY command.

ECDSA PKI Key pair

- ECDSA Public Verify Key, $K_{ECDSA-PUBVER}$ for ECDSA signature verification operations.
- ECDSA Private Sign Key, $K_{ECDSA-PRIVSIGN}$, used for ECDSA signature generation operations.

6.5 NIST SP 800-90A DRBG V and C values

The values V and C are internal values of the Hash-based DRBG that are local variables and kept plaintext in the memory during the random number generation process and their occupied memory will be recycled by the system once the process of the random number generation finishes. So both values never leave the token. The values V and C are only derived from DRBG instantiation process and only used in the DRBG mechanism and never accessed by non-DRBG functions, they will be zeroized before DRBG returns a random number. The values V and C always re-generate when the random number generation is invoked every time. They are always new and never be used next time. So the module use Hash-DRBG mechanism which does not need to support reseed function.

6.6 Token Holder PIN

A Token Holder must enter a valid PIN as part of the authentication process. The minimum length of PIN is 8 bytes and the value is not limited to digital number. PIN are stored in plaintext format in EEPROM.

6.7 **Cryptographic Key Generation**

PKI key pairs may be generated (RSA CRT Key) on the module using the GENERATE RSA KEY PAIR function for RSA or GENERATE ECDSA KEY PAIR function for ECDSA along with a key ID. The public key can be read from the READ RECORD command and may be used externally from the module by being included on a digital certificate establishing the relationship between the public-key and the identity of the Card Holder. The private-key, which is retained securely within the Key File, is used to establish the identity of the Card Holder by generating a digital signature.

The generated RSA keys will be RSA CRT Keys, the private data 'P', 'Q', 'dP', 'dQ' and 'QInv' will be stored for signing operation. These values are defined in PKCS #1 version 1.5. This will get better performance on RSA (PKCS #1 v1.5) signature generation.

All asymmetric key pairs are generated according to FIPS 186-4 using the NIST SP 800-90A DRBG. A seed is produced by the on board hardware RNG and that is used as entropy-input to the DRBG instantiation process to generate internal values, V and C, which are parameters to generate the random number. The module uses the Hash-DRBG mechanism and does not use optional data: personalization string and additional input.

6.8 **Cryptographic Key Entry**

The Transport Key is input to module EEPROM by the vendor during module manufacturing.

Triple-DES Keys are input to the DES Key File in encrypted format using the LOAD KEY command with secure messaging. During this process, the keys are encrypted (using the Command/Response Encryption Key)

The public-key (RSA and ECDSA) is used externally from the module by being included on a digital certificate establishing the relationship between the public-key and the User. The certificate containing the public key may be stored on the card in a RSA / ECDSA public key file. The private-key, which is retained securely within the RSA / ECDSA private key file, is used to establish the identity of the Card Holder by forming a digital signature.

6.9 **Cryptographic Key Storage**

All secret and private keys are stored in plaintext format in EEPROM. The module uses the key ID to associate each key with the correct entity.

The following keys are stored on the module:

- **K_{TRAN}**(Triple-DES Transport Key)
- **K_{ENC}** (Triple-DES Command/Response Encryption Key)
- **K_{MAC}** (Triple-DES Command/Response MAC verification Key)
- **K_{INTAUTH}** (Triple-DES Internal Authentication Key)
- **K_{EXTAUTH}** (Triple-DES external Authentication Key)
- **K_{UNLOCK}** (Triple-DES unlock Authentication Key)
- **K_{PUBVER}** (RSA Public Key for RSA signature verification operations)
- **K_{PRIVSIGN}** (RSA Private Key for RSA signature generation operations)
- **K_{ECDSA-PUBVER}** (ECDSA Public Key for ECDSA signature verification operations)
- **K_{ECDSA-PRIVSIGN}** (ECDSA Private Key for ECDSA signature generation operations)

All keys and the Card Holder PIN are stored in plaintext format in EEPROM.

The firmware of smart card inhibits the read capability of key files (except RSA / ECDSA public key and ECDSA Domain Parameters).

6.10 Cryptographic Key Destruction

The module zeroizes all secret and private cryptographic keys and CSPs using the ERASE ALL command which can only be used by Chunghwa Telecom.

7 Self Tests

7.1 Power Up Self Tests

The HiCOS PKI Native Smart Card Cryptographic Module performs the required set of self-tests at power-up. When the module is inserted into a smart card reader and power is applied to the module (contact) interface, a "Reset" signal is sent from the reader to the module. The module responds (as specified by ISO/IEC 7816) with an Answer To Reset (ATR) packet of information. When the first APDU command comes into the module, the module performs a series of power-on self tests. These tests include:

- Firmware integrity check CRC32 (integrity test)
- Algorithm known answer tests for:
 - Triple-DES encrypt
 - Triple-DES decrypt
 - Triple-DES CMAC
 - Triple-DES Wrapping and Unwrapping
 - RSA sign
 - RSA verify
 - RSA encrypt
 - RSA decrypt
 - ECDSA (256 bit) sign
 - ECDSA (256 bit) verify
 - DRBG (Hash_DRBG)
 - SHA1
 - SHA256
 - SHA384
 - SHA512

If any of these tests fail, the module will respond with a status indication of self-test error. Then, the module will go into an Error state. While in the error state, the module does not perform any operations and does not output any data.

The implementation of self-tests does not output data from the module. There is only result of self-tests output via status output interface.

After power up the module and receive the first APDU command, the module will execute Power up Self Tests automatically. If the Power up Self Tests pass, then the module processes the first received APDU command, and outputs the normal execution result of the first received APDU command. If the result of Power up Self Tests fails, the module returns the error indicator and enters into error state. The module will never process any received APDU command afterward if the module is still in error state.

Power up self-tests could be also initiated by "KNOWN ANSWER TEST" APDU command.

Known answer tests for encryption/decryption or hashing, function by encrypting (or hashing) a string for which the calculated output is known and stored within the cryptographic module. An encryption or hashing test passes when the calculated output matches the expected (stored) value. The test fails when the calculated output does not match the expected value. The test then decrypts the cipher-text string. A decryption test passes when the calculated output matches the plaintext value. A test fails when the calculated output does not match the plaintext value.

Known answer tests for Random Number Generators function by seeding the RNG with known values and checking that the output matches the pre-calculated value stored within the cryptographic module. The test passes when the generated output matches the pre-calculated value. A test fails when the generated output does not match the pre-calculated value.

7.2 **Conditional Tests**

RSA / ECDSA Key generation:

- A pair wise consistency check is performed during key generation which consists of a sign/verify operation.

The pair wise consistency check for sign/verify calculates and verifies a digital signature. If the digital signature cannot be verified, the test fails.

Random Number Generator:

NDRNG:

- Continuous RNG Test for the non-Approved NDRNG (HRNG, Hardware-based RNG): A continuous RNG test is performed during each use of the Hardware non-deterministic RNG to ensure that it is not generating the same value as previous one. The NDRNG is used to generate seed values to feed the DRBG.

DRBG:

- Continuous RNG Test for the SP 800-90A: A continuous RNG test is also performed during each use of the FIPS140-2 Approved Hash-based DRBG to ensure that it is not generating the same value as previous one.
- The generated bytes will compare with the bytes of the known answer testing to ensure that it is not generating the same value as the known answer testing.
- Some additional methods are used to check the strength of the randomization.

7.3 **Error State when Self-Test fail**

The module will go into an Error state when self-tests fail. When the module is in this state, it will not process any APDU command anymore. To exit the error state, re-power up the cryptography module is necessary.

7.4 **Other Critical Functions**

- NIST SP 800-90A Section 11.3 Health Checks

The token does not support reseed function since the instantiate function is always performed when the random number generation is invoked. So the reseed function testing specified in SP 800-90A is therefore not required. The token has only one DRBG mechanism, so the instantiate function is never shared by any other function. The internal values that are generated by the instantiate function are local variables that will be zeroized before DRBG returns the random number and their occupied memory will be recycled by system when the process of the random number generation finish.

7.5 **Bypass capability**

N/A

8 **Security Rules**

8.1 **Operational Security Rules**

The following specific actions are required on the part of the Crypto Officer along with a restriction within the module usage environment to ensure the module operates in FIPS Approved mode.

1. The Crypto Officer must set all file security attribute to require a PIN for all Sign operations.
2. The Crypto Officer must set all file security attribute to require External Authenticate for all write operations.

3. The Crypto Officer must set all security attribute of key file to require External Authenticate and Key Encryption for all key update operations.
4. The Crypto Officer must set the PIN Policies for the Crypto Officer and Card Holder to have a minimum length of eight bytes (characters).
5. The Crypto Officer must set the maximum failure attempts before locking the corresponding authentication keys or PIN to against attack.
6. The Card Holder must enter a valid PIN to begin usage his/her own card.

8.2 Physical Security Rules

The physical security of the HiCOS PKI Native Smart Card Cryptographic Module is designed to meet FIPS 140-2 level 3 requirements. A hard opaque epoxy is used to encapsulate the module to meet level 3 requirements. From the time of its manufacture, the card is in possession of the Crypto Officer until it is ultimately issued to the end user.

8.3 Mitigation of Attacks Security Policy

The HiCOS PKI Native Smart Card Cryptographic Module has been designed to mitigate the following attacks:

- High Frequency
- High Voltage
- High Temperature
- Low Frequency
- Low Voltage
- Low Temperature
- Illegal Access
- Illegal Instruction
- EWE Interrupt
- Power On Reset Function
- RNG Failure

9 Security Policy Check List Tables

9.1 Roles & Required Authentication

Table 6. Roles and Required Authentication.

| <i>Role</i> | <i>Type of Authentication</i> | <i>Authentication Data</i> |
|----------------|-------------------------------|----------------------------|
| Crypto Officer | Triple-DES authentication | Triple-DES keys |
| User | PIN | PIN |

9.2 Strength of Authentication Mechanisms

Table 7. Strength of Authentication Mechanisms.

| <i>Authentication Mechanism</i> | <i>Strength of Mechanism</i> |
|---------------------------------|---|
| PINs | The minimum length of PIN is 8 bytes and the value is not limited to digital number. Assuming that the PIN was only integers between 0-9, the probability of randomly guessing the correct sequences is 1 in 10^8 . |
| Internal Authentication | This mechanism applies Triple-DES 3-key, the probability of randomly guessing the correct sequences is 1 in 2^{168} . |
| External Authentication | This mechanism applies Triple-DES 3-key, the probability of randomly guessing the correct sequences is 1 in 2^{168} . |

9.3 Mitigation of Other Attacks

Table 8. Mitigation of Other Attacks

| <i>Other Attacks</i> | <i>Mitigation Mechanism</i> | <i>Specific Limitations</i> |
|-------------------------|--|-----------------------------|
| High Frequency | Countermeasures against high frequency | None |
| High Voltage | Countermeasures against high voltage | None |
| High Temperature | Countermeasures against high temperature | None |
| Low Frequency | Countermeasures against low frequency | None |
| Low Voltage | Countermeasures against low voltage | None |
| Low Temperature | Countermeasures against low temperature | None |
| Illegal Access | Countermeasures against illegal access | None |
| Illegal Instruction | Countermeasures against illegal instruction | None |
| EWE Interrupt | Countermeasures using EWE interrupt | None |
| Power On Reset Function | Countermeasures against Power On Reset Function attack | None |
| RNG Failure | Countermeasures against RNG Failure attack | None |

- Low/High Frequency: a hardware clock watchdog is used to detect tampering with the clock frequency and fight power analysis attacks by discarding results during tampering.
- Low/High Voltage: an integrated voltage sensor is used to detect voltage which is outside of the operating voltage range, and shutdown the module in such instances.
- Low/High Temperature: an integrated temperature sensor is used to detect extreme temperatures at which the module is not intended to operate, and shut down the module in such instances.

- Timing Analysis, SPA, DPA, DFA Attacks: A high performance cryptographic coprocessor implementing multifunctional Advanced Cryptographic Library (ACL) is available containing secure RSA / ECDSA calculations, various hash functions and key generation with highest protection against all currently known attacks such as SPA (Simple Power Analysis), DPA (Differential Power Analysis), DFA (Differential Fault Analysis), timing attacks and other possible hardware or software attacks.
- Power Analysis Attacks: The module has a random current generation function which will randomly disturb the current consumption of the device while in operation. Also, the module has a random bus cycle function which inserts arbitrary dummy bus cycles as counter measures to mitigate current consumption analysis.
- EWE Interrupt: Every time the module writes to EEPROM, it generates a non-maskable interrupt (the EWE interrupt.) When this interrupt occurs, execution is passed to a user-definable address held in the EVE vector. A user can therefore add code at this location to carry out a variety of checks, for example to confirm the integrity of data, or the context in which certain areas of EEPROM are being written.
- Fault Attacks: the module is fabricated using a MONOS (Metal Oxide Nitride Oxide Silicon) EEPROM structure. MONOS advantages compared to standard EEPROM structures are high resistance to radiation disturbance, high reliability and endurance.
- RNG Failure: A Continuous RNG Test (CRNGT) is implemented to ensure that the DRBG generates a different value on each invocation.

Cryptographic Module References

1. Chunghwa Telecom HiCOS PKI Native Smart Card User's Manual V3.6

10 Standard FIPS References

National Institute of Standards and Technology, FIPS PUB 140-2: Security Requirements for Cryptographic *Modules*, available at URL: <http://www.nist.gov/cmvp>.

National Institute of Standards and Technology, *FIPS 140-2 Annex A: Approved Security Functions*, available at URL: <http://www.nist.gov/cmvp>.

National Institute of Standards and Technology, *FIPS 140-2 Annex B: Approved Protection Profiles*, available at URL: <http://www.nist.gov/cmvp>.

National Institute of Standards and Technology, *FIPS 140-2 Annex C: Approved Random Number Generators*, available at URL: <http://www.nist.gov/cmvp>.

National Institute of Standards and Technology, *FIPS 140-2 Annex D: Approved Key Establishment Techniques*, available at URL: <http://www.nist.gov/cmvp>.

National Institute of Standards and Technology and Communications Security Establishment, *Derived Test Requirements (DTR) for FIPS PUB 140-2, Security Requirements for Cryptographic Modules*, available at URL: <http://www.nist.gov/cmvp>.

National Institute of Standards and Technology, Recommendation for the Triple Data Encryption Algorithm (TDEA) Block Cipher, NIST Special Publication 800-67 Revision 1.

RFC 2313 – Public Key Cryptography Standards (PKCS) #1: RSA Cryptography Specifications Version 1.5.

National Institute of Standards and Technology, *Digital Signature Standard (DSS)*, Federal Information Processing Standards Publication 186-4, available at URL: <http://www.nist.gov/cmvp>.

National Institute of Standards and Technology, *Secure Hash Standard (SHS)*, Federal Information Processing Standards Publication 180-4, available at URL: <http://www.nist.gov/cmvp>.

NIST Special Publication 800-90A, Recommendation for Random Number Generation Using Deterministic Random Bit Generators.

NIST Special Publication 800-131A, Transitions: Recommendation for Transitioning the Use of Cryptographic Algorithms and Key Lengths.

NIST Special Publication 800-38B, Recommendation for Block Cipher Modes of Operation: The CMAC Mode for Authentication.

NIST Special Publication 800-38F, Recommendation for Block Cipher Modes of Operation: Methods for Key Wrapping.